Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC’s N6RF+ Process Node

Keysight Technologies, Inc. (NYSE: KEYS), Synopsys, Inc. (Nasdaq: SNPS), and Ansys (Nasdaq: ANSS) introduce a new integrated radio frequency (RF) design migration flow from TSMC’s N16 process to its N6RF+ technology to address the power, performance, and area (PPA) requirements of today’s most demanding wireless integrated circuit applications. The new migration workflow integrates millimeter wave (mmWave) and RF solutions from Keysight, Synopsys, and Ansys into an efficient design flow that streamlines re-design of passive devices and design components to TSMC’s more advanced RF process.

This press release features multimedia. View the full release here: https://www.businesswire.com/news/home/20240424725417/en/

The new Synopsys, Keysight, and Ansys N16 to N6RF+ integrated radio frequency design migration workflow. (Graphic: Business Wire)

This RF design migration initiative extends TSMC’s Analog Design Migration (ADM) methodology with additional capabilities for RF circuit designers. Beyond the productivity gains offered by ADM, the Keysight, Synopsys, and Ansys migration workflow demonstrates significant power reduction for a 2.4GHz low noise amplifier (LNA) design re-targeted to the N6RF+ process.

Key components of the design migration flow include:

• The Synopsys Custom Design Family, featuring Synopsys Custom Compiler layout environment with Synopsys ASO.ai for rapid analog and RF design migration and Synopsys PrimeSim circuit simulator
• Keysight RFPro for device parameterization, automated value fitting, and electromagnetic (EM) simulation
• Ansys RaptorH for on-silicon electromigration analysis and VeloceRF for passive component synthesis

RF circuit designers can adopt the migration flow to rapidly re-design their devices to the N6RF+ process specifications and accelerate time-to-market. Keysight RFPro enables parameterization of passive devices including inductors and automatically re-creates highly accurate simulation models with layout tuned to the new process. Designers view the re-created device layout in Synopsys Custom Compiler along with synthesized inductors from Ansys VeloceRF, and then perform interactive EM analysis in complex wireless chips.